

UM2176 User manual

STEVAL-IPMNG3Q motor control power board based on the SLLIMM-nano[™] 2nd series of IGBT IPMs

Introduction

The STEVAL-IPMNG3Q is a compact motor drive power board based on SLLIMM-nano[™] (small lowloss intelligent molded module) 2nd series (STGIPQ3H60T-HZ). It provides an affordable and easy-touse solution for driving high power motors for a wide range of applications such as power white goods, air conditioning, compressors, power fans, high-end power tools and 3-phase inverters for motor drives in general. The IPM itself consists of short-circuit rugged IGBTs and a wide range of features like undervoltage lockout, smart shutdown, embedded temperature sensor and NTC, and overcurrent protection.

The main characteristics of this evaluation board are small size, minimal BOM and high efficiency. It consists of an interface circuit (BUS and V_{CC} connectors), bootstrap capacitors, snubber capacitor, hardware short-circuit protection, fault event and temperature monitoring. In order to increase the flexibility, it is designed to work in single- or three-shunt configuration and with triple current sensing options: three dedicated onboard op-amps, an internal IPM op-amp and op-amps embedded in the MCU. The Hall/Encoder section completes the circuit.

With these advanced characteristics, the system is designed to achieve fast and accurate current feedback conditioning, satisfying the typical requirements for field-oriented control (FOC).

The STEVAL-IPMNG3Q is compatible with ST's STM32-based control board, enabling designers to build a complete platform for motor control.



Figure 1: Motor control board (top view) based on SLLIMM-nano[™] 2nd series



Contents

Key feat	ures		6
Circuit s	schematio	cs	7
2.1	Schemat	ic diagrams	8
Main cha	aracterist	tics	13
Filters a	nd key pa	arameters	14
4.1	Input sigr	nals	14
4.2	Bootstrap	o capacitor	14
4.3	Overcurr	ent protection	15
	4.3.1	SD pin	15
	4.3.2	Shunt resistor selection	16
	4.3.3	CIN RC filter	17
	4.3.4	Single- or three-shunt selection	17
Current	sensing a	amplifying network	18
Tempera	ature mor	nitoring	
		ermistor	20
6.1	NICINE		-
••••		uration for STM32 PMSM FOC SDK	
Firmwar	e configu		21
Firmwar Connect	e configu tors, jumj	uration for STM32 PMSM FOC SDK	21 22
Firmwar Connect Bill of m	e configu tors, jump aterials	uration for STM32 PMSM FOC SDK pers and test pins	21 22 25
Firmwar Connect Bill of m	e configu tors, jump aterials sign guide	uration for STM32 PMSM FOC SDK pers and test pins	21 22 25 28
Firmwar Connect Bill of m PCB des 10.1	e configu tors, jump aterials sign guide Layout of	uration for STM32 PMSM FOC SDK pers and test pins e	21 22 25 28 28
Firmwar Connect Bill of m PCB des 10.1 Recomm	re configu tors, jump aterials sign guide Layout of nendatior	uration for STM32 PMSM FOC SDK pers and test pins e f reference board	
Firmwar Connect Bill of m PCB des 10.1 Recomn General	e configu tors, jump aterials sign guide Layout of nendation safety in	uration for STM32 PMSM FOC SDK pers and test pins e f reference board ns and suggestions	21 22 25 28 28 28 30 31
	Circuit s 2.1 Main cha Filters a 4.1 4.2 4.3 Current Tempera	Circuit schematie 2.1 Schematie Main characterise Filters and key para 4.1 Input sign 4.2 Bootstrag 4.3 Overcurr 4.3.1 4.3.2 4.3.3 4.3.4 Current sensing Temperature mod	Circuit schematics. 2.1 Schematic diagrams. Main characteristics Filters and key parameters . 4.1 Input signals. 4.2 Bootstrap capacitor . 4.3 Overcurrent protection . 4.3.1 SD pin. 4.3.2 Shunt resistor selection . 4.3.3 CIN RC filter . 4.3.4 Single- or three-shunt selection. Current sensing amplifying network. Temperature monitoring .



List of tables

Table 1: Shunt selection	16
Table 2: Op-amp sensing configuration	18
Table 3: Amplifying networks	19
Table 4: ST motor control workbench GUI parameters - STEVAL-IPMNG3Q	21
Table 5: Connectors	22
Table 6: Jumpers	22
Table 7: Test pins	23
Table 8: Bill of materials	25
Table 9: Document revision history	33



List of figures


Figure 1: Motor control board (top view) based on SLLIMM-nano™ 2nd series	2
Figure 2: Motor control board (bottom view) based on SLLIMM-nano™ 2nd series	
Figure 3: STEVAL-IPMNG3Q circuit schematic (1 of 5)	8
Figure 4: STEVAL-IPMNG3Q circuit schematic (2 of 5)	9
Figure 5: STEVAL-IPMNG3Q circuit schematic (3 of 5)	
Figure 6: STEVAL-IPMNG3Q circuit schematic (4 of 5)	
Figure 7: STEVAL-IPMNG3Q circuit schematic (5 of 5)	
Figure 8: STEVAL-IPMNG3Q architecture	
Figure 9: CBOOT graph selection	15
Figure 10: One-shunt configuration	
Figure 11: Three-shunt configuration	
Figure 12: NTC voltage vs temperature	
Figure 13: Silk screen and etch - top side	
Figure 14: Silk screen and etch - bottom side	



1 Key features

- Input voltage: 125 400 VDC
- Nominal power: up to 300 W
- Input auxiliary voltage: up to 20 V DC
- Motor control connector (32 pins) interfacing with ST MCU boards
- Single- or three-shunt resistors for current sensing (with sensing network)
- Three options for current sensing: external dedicated op-amps, internal SLLIMM-nano op-amp (single) or through MCU
- Overcurrent hardware protection
- IPM temperature monitoring and protection
- Hall sensors (3.3 / 5 V)/encoder inputs (3.3 / 5 V)
- IGBT intelligent power module:
 - SLLIMM-nano[™] 2nd series IPM (STGIPQ3H60T-HZ Full molded package package)
- Universal design for further evaluation with bread board and testing pins
- Very compact size

Figure 2: Motor control board (bottom view) based on SLLIMM-nano[™] 2nd series




2 Circuit schematics

The full schematics for the SLLIMM-nanoTM 2nd series card for STGIPQ3H60T-HZ IPM products is shown below. This card consists of an interface circuit (BUS and V_{CC} connectors), bootstrap capacitors, snubber capacitor, short-circuit protection, fault output circuit, temperature monitoring, single-/three-shunt resistors and filters for input signals. It also includes bypass capacitors for V_{CC} and bootstrap capacitors. The capacitors are located very close to the drive IC to avoid malfunction due to noise.


Three current sensing options are provided: three dedicated onboard op-amps, one internal IPM op-amp and the embedded MCU op-amps; selection is performed through three jumpers.

The Hall/Encoder section (powered at 5 V or 3.3 V) completes the circuit.





























3 Main characteristics

The board is designed for a 125 V_{DC} to 400 V_{DC} supply voltage.

An appropriate bulk capacitor for the power level of the application must be mounted at the dedicated position on the board.

The SLLIMM-nano integrates six IGBT switches with freewheeling diodes and high voltage gate drivers. Thanks to this integrated module, the system offers power inversion in a simple and compact design that requires less PCB area and increases reliability.

The board offers the added flexibility of being able to operate in single- or three-shunt configuration by modifying solder bridge jumper settings (see Section 4.3.4: "Single- or three-shunt selection").




Figure 8: STEVAL-IPMNG3Q architecture



4 Filters and key parameters

4.1 Input signals

The input signals (LINx and HINx) to drive the internal IGBTs are active high. A 375 k Ω (typ.) pull-down resistor is built-in for each input signal. To prevent input signal oscillation, an RC filter is added on each input as close as possible to the IPM. The filter is designed using a time constant of 10 ns (1 k Ω and 10 pF).

4.2 Bootstrap capacitor

In the 3-phase inverter, the emitters of the low side IGBTs are connected to the negative DC bus (V_{DC-}) as common reference ground, which allows all low side gate drivers to share the same power supply, while the emitter of the high side IGBTs is alternately connected to the positive (V_{DC+}) and negative (V_{DC-}) DC bus during running conditions.

A bootstrap method is a simple and cheap solution to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode. The SLLIMM-nano 2nd series family includes a patented integrated structure that replaces the external diode with a high voltage DMOS functioning as a diode with series resistor. An internal charge pump provides the DMOS driving voltage.

The value of the C_{BOOT} capacitor should be calculated according to the application requirements.

Figure 9: "CBOOT graph selection" shows the behavior of C_{BOOT} (calculated) versus switching frequency (f_{sw}), with different values of ΔV_{CBOOT} for a continuous sinusoidal modulation and a duty cycle δ = 50%.




This curve is taken from application note AN4840 (available on www.st.com); calculations are based on the STGIP5C60T-Hyy device, which represents the worst case scenario for this kind of calculation.

The boot capacitor must be two or three times larger than the C_{BOOT} calculated in the graph.

For this design, a value of 2.2 μ F was selected.





4.3 Overcurrent protection

The SLLIMM-nano 2^{nd} series integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference V_{REF} (540 mV typ.) connected to the inverting input, while the non-inverting input on the CIN pin can be connected to an external shunt resistor to implement the overcurrent protection function. When the comparator triggers, the device enters the shutdown state.

The comparator output is connected to the \overline{SD} pin in order to send the fault message to the MCU.

4.3.1 SD pin

The SD is an input/output pin (open drain type if used as output) used for enable and fault; it is shared with NTC thermistor, internally connected to GND.

The pull-up resistor (R10) causes the voltage V_{SD}-GND to decrease as the temperature increases. To maintain the voltage above the high-level logic threshold, the pull-up resistor is sized at 1 k Ω (3.3 V MCU power supply).

The filter on \overline{SD} (R10 and C18) must be sized to obtain the desired re-starting time after a fault event and placed as close as possible to the pin.

A shutdown event can be managed by the MCU; in which case, the SD functions as the input pin.

Conversely, the SD functions as an output pin when an overcurrent or undervoltage condition is detected.



4.3.2 Shunt resistor selection

The value of the shunt resistor is calculated by the following equation:

Equation 1

$$R_{SH} = \frac{V_{ref}}{I_{OC}}$$

Where V_{ref} is the internal comparator (CIN) (0.54 V typ.) and I_{OC} is the overcurrent threshold detection level.

The maximum OC protection level should be set to less than the pulsed collector current in the datasheet. In this design, the overcurrent threshold level is fixed at 30% above the nominal IPM current.

For STGIPQ3H60T-HZ, Ioc is 3.9 A peak, therefore:

Equation 2

$$R_{SH} = \frac{V_{ref} \cdot \left(\frac{R15 + R11}{R11}\right) + V_F}{I_{OC}} = \frac{0.54 \cdot \left(\frac{1000 + 4700}{4700}\right) + 0.18}{3.9} = 0.214\Omega$$

Where V_F is the voltage drop across diodes D3, D4 and D5.

For the power rating of the shunt resistor, the following parameters must be considered:

- Maximum load current of inverter (85% of Inom [Arms]): Iload(max).
- Shunt resistor value at $T_c = 25 \degree C$.
- Power derating ratio of shunt resistor at T_{SH} =100 °C
- Safety margin.

The power rating is calculated by following equation:

Equation 3

$$P_{SH} = \frac{1}{2} \cdot \frac{l_{load(\max)}^2 \cdot R_{SH} \cdot margin}{Deratingratio}$$

For the STGIPQ3H60T-HZ, where $R_{SH} = 0.2 \Omega$:

- $I_{nom} = 3A \rightarrow I_{nom[rms]} = \frac{I_{nom}}{\sqrt{2}} \rightarrow I_{load(max)} = 85\%(I_{nom[rms]}) = 1.8A_{rms}$
- Power derating ratio of shunt resistor at T_{SH} = 100 °C: 80% (from datasheet manufacturer)
- Safety margin: 30%

Equation 4

$$P_{SH} = \frac{1}{2} \cdot \frac{1.8^2 \cdot 0.2 \cdot 1.3}{0.8} = 0.52W$$

Considering available commercial values, a 2 W shunt resistor was selected.

Based on the previous equations and conditions, the minimum shunt resistance and power rating is summarized below.

Device	I _{nom (peak)}	OCP _(peak)	l _{load(max)}	R _{SHUNT}	Minimum shunt power
	[A]	[A]	[Arms]	[Ω]	rating Рѕн [W]
STGIPQ3H60T- HZ	3	4.2	1.8	0.2	0.52

Table 1: Shunt selection

DocID030323 Rev 1



UM2176 4.3.3 CIN RC filter

An RC filter network on the CIN pin is required to prevent short-circuits due to the noise on the shunt resistor. In this design, the R15-C8 RC filter has a constant time of about 1 μ s.

4.3.4 Single- or three-shunt selection

Single- or three-shunt resistor circuits can be adopted by setting the solder bridges SW5, SW6, SW7 and SW8.

The figures below illustrate how to set up the two configurations.




Figure 11: Three-shunt configuration



Further details regarding sensing configuration are provided in the next section.



5 Current sensing amplifying network

The STEVAL-IPMNG3Q motor control demonstration board can be configured to run in three-shunt or single-shunt configurations for field oriented control (FOC).

The current can be sensed thanks to the shunt resistor and amplified by using the on-board operational amplifiers or by the MCU (if equipped with op-amp).

Once the shunt configuration is chosen by setting solder bridge on SW5, SW6, SW7 and SW8 (as described in *Section 4.3.4: "Single- or three-shunt selection"*), the user can choose whether to send the voltage shunt to the MCU amplified or not amplified.

Single-shunt configuration requires a single op amp so the only voltage sent to the MCU to control the sensing is connected to phase V through SW2.

SW1, SW2, SW3 and SW17 can be configured to select which signals are sent to the microcontroller, as per the following table.

Configuration	Sensing	Bridge (SW1)	Bridge (SW2)	Bridge (SW3)	Bridge (SW17)
	IPM op-amp	open	1-2	open	2-3
Single Shunt	On board op- amp	open	1-2	open	1-2
	MCU op-amp	open	2-3	open	1-2
Three Shunt	On board op- amp	1-2	1-2	1-2	1-2
	MCU op-amp	2-3	2-3	2-3	1-2

Table 2: Op-amp sensing configuration

The operational amplifier TSV994 used on the amplifying networks has a 20 MHz gain bandwidth from a single positive supply of 3.3 V.

The amplification network must allow bidirectional current sensing, so an output offset V $_0$ = +1.65 V represents zero current.

For the STGIPQ3H60T-HZ (I_{OCP} = 4.2 A; R_{SHUNT} = 0.2 Ω), the maximum measurable phase current, considering that the output swings from +1.65 V to +3.3 V (MCU supply voltage) for positive currents and from +1.65 V to 0 for negative currents is:

Equation 5

$$MaxMeasCurrent = \frac{\Delta V}{r_m} = 4.2A ; r_m = \frac{\Delta V}{MaxMeasCurrent} = \frac{1.65}{4.2} = 0.39\Omega$$

The overall trans-resistance of the two-port network is:

$$r_m = R_{SHUNT} \cdot AMP = 0.2 \cdot AMP = 0.39\Omega$$
; $AMP = \frac{r_m}{R_{SHUNT}} = \frac{0.39}{0.2} = 1.96$

Finally choosing $R_a=R_b$ and $R_c=R_d$, the differential gain of the circuit is:

$$AMP = \frac{R_c}{R_a} = 1.9$$

An amplification gain of 1.9 was chosen. The same amplification is obtained for all the other devices, taking into account the OCP current and the shunt resistance, as described in *Table 1: "Shunt selection"*.

DocID030323 Rev 1



The RC filter for output amplification is designed to have a time constant that matches noise parameters in the range of $1.5 \ \mu s$:

$$4 \cdot \tau = 4 \cdot R_e \cdot C_c = 1.5 \mu s$$
; $C_c = \frac{1.5 \mu s}{4 \cdot 1000} = 375 pF(330 pF selected)$
Table 3: Amplifying networks

Table 3: Amplifying networks						
Dhasa		Amplifyin	g network		RC	filter
Phase	Ra	Rb	Rc	Rd	Re	Cc
Phase U	R21	R23	R20	R24	R22	C25
Phase V	R26	R27	R25	R29	R43	C29
Phase W	R30	R32	R28	R33	R31	C31



6 Temperature monitoring

The SLLIMM-nano 2nd series family integrates an NTC thermistor placed close to the power stage. The board is designed to use it in sharing with the SD pin. Monitoring can be enabled and disabled via the SW4 switch.

6.1 NTC Thermistor

The built-in thermistor (85 k Ω at 25 °C) is inside the IPM and connected on SD/OD pin2 (shared with the SD function).

Given the NTC characteristic and the sharing with the SD function, the network is designed to keep the voltage on this pin higher than the minimum voltage required for the pull up voltage on this pin over the whole temperature range.

Considering V_{bias} = 3.3 V, a pull up resistor of 1 k Ω (R10) was used.

The figure below shows the typical voltage on this pin as a function of device temperature.




Figure 12: NTC voltage vs temperature



7 Firmware configuration for STM32 PMSM FOC SDK

The following table summarizes the parameters which customize the latest version of the ST FW motor control library for permanent magnet synchronous motors (PMSM): STM32 PMSM FOC SDK for this STEVAL-IPMNG3Q.

Block	Parameter	Value
	Comparator threshold	$V_{ref} \cdot \left(\frac{R15 + R11}{R11}\right) + V_F = 0.83V$
Over current protection	Overcurrent network offset	0
	Overcurrent network gain	0.1 V/A
Bus voltage sensing	Bus voltage divider	1/125
	Min rated voltage	125 V
Rated bus voltage info	Max rated voltage	400 V
	Nominal voltage	325 V
	Current reading typology	Single- or three-shunt
Current sensing	Shunt resistor value	0.2 Ω
	Amplifying network gain	0.9
	Phase U Driver	HS and LS: Active high
Command stage	Phase V Driver	HS and LS: Active high
	Phase W Driver	HS and LS: Active high

Table 4: ST motor control workbench GU	parameters - STEVAL-IPMNG30
Table 4. ST IIIOIOI COIIIIOI WORKDEIICH GO	



8 Connectors, jumpers and test pins

Table	5:	Connectors
IUNIO	۰.	00111001010

Connector	Description / pinout			
J1	Supply connector (DC – 125V to 400 V) 1-L - phase 2 N - neutral 			
	Motor control connector			
J2	 1 - emergency stop 3 - PWM-1H 5 - PWM-1L 7 - PWM-2H 9 - PWM-2L 11 - PWM-3H 13 - PWM-3L 15 - current phase A 17 - current phase B 19 - current phase C 21 - NTC bypass relay 23 - dissipative brake PWM 25 - +V power 27 - PFC sync. 29 - PWM VREF 31 - measure phase A 33 - measure phase B 	2 - GND 4 - GND 6 - GND 8 - GND 10 - GND 12 - GND 14 - HV bus voltage 16 - GND 18 - GND 20 - GND 22 - GND 24 - GND 26 - heat sink temperature 28 - VDD_m 30 - GND 32 - GND 34 - measure phase C		
J3	Motor connector phase A phase B phase C 			
J4	VCC supply (20 VDC max) positive negative 			
J5	Hall sensors / encoder input connector 1. Hall sensors input 1 / encoder A+ 2. Hall sensors input 2 / encoder B+ 3. Hall sensors input 3 / encoder Z+ 4. 3.3 or 5 Vdc 5. GND			

Table 6: Jumpers

Jumper	Description	
014/4	To choose current U to send to control board:	
SW1	Jumper on 1-2: from amplification	

DocID030323 Rev 1



Jumper	Description			
	Jumper on 2-3: directly from motor output			
	To choose current V to send to control board			
SW2	SW2 Jumper on 1-2: from amplification			
	Jumper on 2-3: directly from motor output			
	To choose current W to send to control board:			
SW3	Jumper on 1-2: from amplification			
	Jumper on 2-3: directly from motor output			
	TSO/NTC			
SW3	TSO: jumper on 1-2			
	NTC: jumper on 2-3			
SW4	To send or not temperature information, coming	from NTC, to micro		
	To choose one shunt or 3 shunt configuration. (Through solder bridge)			
SW5, SW6 SW7, SW8	SW5, SW6 close SW7, SW8 open	one shunt		
	SW5, SW6 open SW7, SW8 close	three shunt		
	To choose input power for Hall/Encoder			
SW9, SW16	Jumper on 1-2: 5 V			
	Jumper on 2-3: 3.3 V			
	To choose current V to send to control board			
SW2	Jumper on 1-2: from amplification			
	Jumper on 2-3: directly from motor output			
	To choose current W to send to control board:			
SW4	Jumper on 1-2: from amplification			
	Jumper on 2-3: directly from motor output			
SW10, SW13	To modify phase A hall sensor network			
SW11, SW14	To modify phase B hall sensor network			
SW12, SW15	To modify phase C hall sensor network			
	To choose on board or IPM op-amp in one shunt	configuration		
SW17	Jumper on 1-2: on board op-amp			
Jumper on 2-3: IPM op-amp				

Table 7: Test pins

Test Pin	Description		
TP1	OUTW		
TP2	HINW (high side W control signal input)		
TP3	VccW		



Connectors, jumpers and test pins

Test Pin	Description			
TP4	SD (shutdown pin)/NTC			
TP5	LINW (high side W control signal input)			
TP6	OP+			
TP7	OPOUT			
TP8	OP-			
TP9	VbootW			
TP10	OUTV			
TP11	NV			
TP12	HINV (high side V control signal input)			
TP13	VbootV			
TP14	LINV (high side V control signal input)			
TP15	CIN			
TP16	NU			
TP17	NW			
TP18	OUTU			
TP19	VbootU			
TP20	LINU (high side U control signal input)			
TP21	Ground			
TP22	Ground			
TP23	HinU (high side U control signal input)			
TP24	Current_A_amp			
TP25	Current_B_amp			
TP26	Current_C_amp			
TP27	Ground			



UM2176

9 Bill of materials

The components used to build the demonstration board are listed below. The majority of the active components used are available from STMicroelectronics.

	Table 8: Bill of materials						
ltem	Qty	Reference	Part/Value	Description	Manufacturer	Order code	
1	1	C1	330 µF 400∨ ±10	Electrolytic Capacitor	EPCOS	B43501A9337M000	
2	5	C2,C22,C26,C28	10 nF 50V ±10	Ceramic Multilayer Capacitors	AVX	12065C103KAT2A	
3	2	C3,C4	47 µF 50∨ ±20	Electrolytic Capacitor	any	any	
4	3	C5,C6,C7	2.2 µF 25V ±10	Ceramic Multilayer Capacitors	Murata	GCM31MR71E225KA5 7L	
5	1	C17	0.1 µF 630V ±10	Ceramic Multilayer Capacitors	Murata	GRM43DR72J104KW0 1L	
6	9	C10,C11,C14,C15, C16, C19,C35,C36,C37	10 pF 100V ±10	Ceramic Multilayer Capacitors	AVX	12061A100JAT2A	
7	5	C13,C23,C32,C33, C34	100 nF 50V ±10	Ceramic Multilayer Capacitors	AVX	12065C104KAZ2A	
8	1	C8	1 nF 50V ±10	Ceramic Multilayer Capacitors	Kemet	C1206C102K5RACTU	
9	1	C12	10 µF 50∨ ±20	Electrolytic Capacitor	any	any	
10	1	C18	3.3 nF 50V ±10	Ceramic Multilayer Capacitors	Kemet	C1206C332K5RACTU	
11	3	C24,C27,C30	100 pF 100V ±10	Ceramic Multilayer Capacitors	Kemet	C1206C101J1GACTU	
12	3	C25,C29,C31	330 pF 50∨ ±10	Ceramic Multilayer Capacitors	AVX	12065A331JAT2A	
13	1	C21	4.7 µF 50V ±20	Electrolytic Capacitor	any	any	
14	5	D1,D3,D4,D5,D10	Diode BAT48J	-	ST	BAT48J	
15	4	D6,D7,D8,D9	Diode ZENER 20V 5	-	Fairchild Semiconducto r	MMSZ5250B	
16	1	D2	LED Red	-	Ledtech	L4RR3000G1EP4	



25/34

lais						UIVI2176
ltem	Qty	Reference	Part/Value	Description	Manufacturer	Order code
17	1	J1	Conector - 7.62 mm - 2P 300V	-	TE Connectivity AMP Connectors	282845-2
18	1	J2	Connector 34P	-	RS	625-7347
19	1	J3	Connector - 7.62 mm - 3P 400V	-	TE Connectivity AMP Connectors	282845-3
20	1	J4	Conector - 5 mm - 2P 50V -	-	Phoenix Contact	1729128
21	1	J5	Connector - 2.54 mm - 5P 63V	-	RS	W81136T3825RC
22	2	R1,R2	470 kΩ 400V ±1	metal film SMD resistor	any	any
23	1	R3	120 Ω 400V ±1	metal film SMD resistor	any	any
24	1	R4	7.5 kΩ 400V ±1	metal film SMD resistor	Panasonic	ERJP08F7501V
25	19	R5,R6,R7,R8,R9, R10,R13,R14,R15, R19, R21,R22,R23,R26, R27, R30,R31,R32,R43	1 kΩ 25V ±1	metal film SMD resistor	any	any
26	1	R12	5.6 kΩ 25V ±1	metal film SMD resistor	any	any
27	3	R16,R17,R18	0.2 Ω	metal film SMD resistor	Vishay / Dale	WSL2512R2000FEA
28	6	R20,R24,R25,R28, R29, R33	1.9 kΩ		any	any
29	3	R37,R38,R39	2.4 kΩ 25V ±1	metal film SMD resistor	any	any
30	7	R11,R34,R35,R36, R40, R41,R42	4.7 kΩ 25V ±1	metal film SMD resistor	any	any
31	3	RC1,RC6,RC14	0 Ω any		any	any
32	11	RC2,RC3,RC4,RC 5,RC7, RC8,RC9,RC10,R C11,RC12, RC13	DNM			
33	2	SW7,SW8	Solder Bridge	-	-	-
34	2	SW5,SW6	open	-	-	-
35	6	SW1,SW2,SW3,S W9, SW16,SW17	Jumper 2.54	-	RS	W81136T3825RC



UM2176

Bill of materials

Item	Qty	Reference	Part/Value	Description	Manufacturer	Order code
36	7	SW4,SW10,SW11, SW12, SW13,SW14,SW1 5	Jumper 2.54 -	-	RS	W81136T3825RC
37	26	TP1,TP2,TP3,TP4, TP5, TP6,TP7,TP8,TP9, TP10, TP11,TP12,TP13,T P14,TP15, TP16,TP17,TP18,T P19,TP20, TP22,TP23,TP24,T P25,TP26, TP27	1mm	-	KEYSTONE	5001
38	26	TP22,TP27	PCB terminal 1mm	-	KEYSTONE	5001
39	1	TP21	PCB terminal 12.7mm		HARWIN	D3083B-46
40	13	to close SWxy	Jumper TE Connectivity female straight, black, 2-way 2.54mm	-	RS	881545-2
41	1	U1	TSV994IDT		ST	TSV994IDT
42	1	U2	STGIPQ3H60 T-HZ ST- SUPPLY	ST-SUPPLY	ST	STGIPQ3H60T-HZ



10 PCB design guide

Optimization of PCB layout for high voltage, high current and high switching frequency applications is a critical point. PCB layout is a complex matter as it includes several aspects, such as length and width of track and circuit areas, but also the proper routing of the traces and the optimized reciprocal arrangement of the various system elements in the PCB area.


A good layout can help the application to properly function and achieve expected performance. On the other hand, a PCB without a careful layout can generate EMI issues, provide overvoltage spikes due to parasitic inductance along the PCB traces and produce higher power loss and even malfunction in the control and sensing stages.

In general, these conditions were applied during the design of the board:

- PCB traces designed as short as possible and the area of the circuit (power or signal) minimized to avoid the sensitivity of such structures to surrounding noise.
- Good distance between switching lines with high voltage transitions and the signal line sensitive to electrical noise.
- The shunt resistors were placed as close as possible to the low side pins of the SLLIMM. To decrease the parasitic inductance, a low inductance type resistor (SMD) was used.
- RC filters were placed as close as possible to the SLLIMM pins in order to increase their efficiency.


10.1 Layout of reference board

All the components are inserted on the top of the board. Only the IPM module is inserted on the bottom to allow the insertion of a suitable heatsink for the application.



DocID030323 Rev 1







DocID030323 Rev 1

11 Recommendations and suggestions

- The PCB is not provided with a bulk capacitor inserted. However, the necessary board space is available (C1) for you to add an appropriate bulk capacity to stabilize the bus supply voltage.
- Similarly, the PCB does not come with a heat sink. You can place one above the IPM on the back side of the PCB with thermal conductive foil and screws. R_{TH} is an important factor for good thermal performance and depends on certain factors such as current phase, switching frequency, power factor and ambient temperature.



12 General safety instructions

The evaluation board works with high voltage which could be deadly for the users. Furthermore all circuits on the board are not isolated from the line input. Due to the high power density, the components on the board as well as the heat sink can be heated to a very high temperature, which can cause a burning risk when touched directly. The users should be engineers and technicians who are experienced in power electronics technology and make sure that no danger or risk may occur while operating this board.



After the operation of the evaluation board, the bulk capacitor C1 (if used) may still store a high energy for several minutes. So it must be first discharged before any direct touching of the board.



In order to protect the bulk capacitor C1, it is strongly recommended for the users to use an external brake chopper after C1 (to discharge the high brake current back from the induction motor).



13 References

- 1. STGIPQ3H60T-HZ datasheet on www.st.com
- 2. TSV994 datasheet on www.st.com
- 3. BAT48 datasheet on www.st.com
- 4. MMSZ5250B datasheet
- 5. UM1052 STM32F PMSM single/dual FOC SDK v4.3 on www.st.com
- 6. AN4840 SLLIMM[™]-nano 2nd series small low-loss intelligent molded module on www.st.com



14 Revision history

Table 9: Document revision history

Date	Version	Changes
02-Mar-2017	1	Initial release.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

